1

CLAIMS

A method for control of key pair usage in a computer system, the method

What is claimed is:

1.

2	comp	sing:			
3		(a) creating key	pair material for utilization with an embedded security chip o	f	
4	the co	the computer system, the key pair material including tag data; and			
5		(b) determining	whether the key pair material is bound to the embedded secur	ity	
6	chip b	chip based on the tag data.			
and the first three man thank that the track that the track three tracks the track three tracks the track three tracks the track three tracks three	2. wheth		m 1 wherein the tag data further comprises a bit to indicate d for the key pair material.		
	3.	The method of claim	m 1 wherein creating key pair material further comprises creati	ing	
اللبية البيال فيها المجاو البياء الميارة	key pa	r material of differen	nt levels.		
1	4.	The method of claim	m 3 wherein the different levels further comprise four levels.		
1	5.	The method of claim	m 4 wherein the four levels further comprise a hardware key page 1	air	
2	level,	ı platform key pair le	evel, a user key pair level, and a credential key pair level.		
1	6.	The method of clain	m 5 wherein including tag data further comprises including a t	ag	
2	for in	for indicating binding is required for the platform key pair level.			

3

4

5

6

l	7.	A computer system with control over key pair usage, the computer system
2	compri	ising:

a main processor for controlling the computer system; and

a security processor coupled to the main processor for embedded security in the computer system, the security processor for storing tag data with key pair material and determining binding of the key pair material to the security processor based on the tag data.

- 8. The system of claim 7 further comprising means for security setup to provide an interface on the computer system for administration of the security processor, including providing the tag data.
- 9. The system of claim 8 wherein the tag data comprises a bit to indicate whether binding is required for the key pair material.
- 10. The system of claim 7 wherein the security processor includes memory for storing the key pair material.
- 1 11. The system of claim 7 wherein the security processor manages the key pair material in a hierarchical structure.
- 1 12. The system of claim 11 wherein the hierarchical structure further comprises a four level structure.

2

3

1

2

3

- 1 13. The system of claim 12 wherein the four level structure further comprise a hardware
- 2 key pair level, a platform key pair level, a user key pair level, and a credential key pair level.
- 1 14. The system of claim 13 wherein the key pair material further comprises a tag to 2 indicate binding is required for the platform key pair level.
- 1 15. The system of claim 14 wherein the key pair material further comprises a tag to 2 indicate binding is not required for the user key pair level.
 - 16. A method for controlling usage of key pairs in a hierarchical structure of key pairs in an embedded security chip, the method comprising:

storing tag data with key pair data for each level of the hierarchical structure; and determining whether the key pair data is bound to the embedded security chip based on the tag data.

- 17. The method of claim 16 wherein storing tag data further comprises storing a set tag bit to indicate that binding is required and storing a reset tag bit to indicate that no binding is required.
- 18. The method of claim 17 further comprising utilizing the reset tag bit with a user key pair level in the hierarchical structure to allow user key pairs to be verified securely on more than one computer system.

- 1 19. The method of claim 18 further comprising utilizing the set tag bit with a platform
- 2 key pair level in the hierarchical structure to allow a platform key pair to be verified only on
- a computer system where binding with the embedded security chip is established.